Die Size
HardwarePhysical dimensions of the RFID tag IC silicon die, directly affecting tag cost -- smaller dies yield more chips per wafer.
Die Size
RFID tag integrated circuit." data-category="General">tag IC chip." data-category="Hardware">Die size refers to the physical dimensions of the silicon die (chip) that forms the Tag IC in an RFID transponder. It is a critical economic parameter because die size directly determines how many chips can be cut from a single silicon wafer, which in turn drives the per-chip manufacturing cost.
Economics of Die Size
Silicon wafers are processed in standard sizes (200 mm or 300 mm diameter). The number of usable dies per wafer follows a geometric calculation:
| Die Size | Dies per 200 mm Wafer | Relative Cost |
|---|---|---|
| 0.40 x 0.40 mm | ~70,000 | Baseline |
| 0.30 x 0.30 mm | ~125,000 | ~56% of baseline |
| 0.20 x 0.20 mm | ~280,000 | ~25% of baseline |
| 0.10 x 0.10 mm | ~1,100,000 | ~6% of baseline |
Halving the die dimensions quadruples the yield. This is why the RFID industry invests heavily in advanced process nodes (currently 55-65 nm, with 40 nm in development) to shrink die area while maintaining or improving tag sensitivity.
Die Size vs. Functionality
Smaller dies require trade-offs. The IC must still integrate the analogue RF front-end, digital logic, and EEPROM memory within the available area:
- Basic EPCs -- 96-bit EPC memory, no user memory, no security. Smallest possible die (sub-0.1 mm squared). Used in high-volume retail.
- Extended memory -- 128-bit EPC + 512+ bit user memory. Larger die to accommodate additional EEPROM cells.
- Security-enabled -- crypto suite engines (AES-128) require dedicated silicon area for the cryptographic accelerator, significantly increasing die size.
Manufacturing Process
After wafer fabrication, dies are thinned (to 50-75 um for flexible inlay applications), diced (cut apart), and attached to the inlay antenna via flip-chip bonding. The bonding process must align the die's contact pads with the antenna's feed points at sub-10 um precision, with production lines running at 20,000-60,000 units per hour.
Industry Trajectory
The industry targets sub-$0.01 per IC for mainstream retail UHF tags. Achieving this requires die areas below 0.05 mm squared on 300 mm wafers at mature process nodes. Companies like Impinj, NXP, and EM Microelectronic compete aggressively on this metric.
See also: Tag IC | Inlay | Tag Sensitivity
Related Content
How to Choose an RFID Tag IC
Tag Selection…selection — Different tag ICs offer different sensitivity, die size , and feature sets. IC Comparison (UHF Gen 2) IC Vendor…
Impinj Monza vs M700 vs M800
Tag Selection…sensitivity −17 to −20 dBm −20 to −21 dBm −21 to −22 dBm Die size Larger Reduced Smallest EPC memory 96–480 bits 96–240 bits…
NXP UCODE Family Guide
Tag Selection…privacy. UCODE Family Overview IC Generation Sensitivity Die Size Key Differentiator UCODE 7 Prior gen −18 dBm Standard…
Alien Higgs Family Guide
Tag Selection…in free space. Higgs-4 Higgs-4 introduced the smallest die size in the Alien line at launch, enabling smaller inlay form…
คำถามที่พบบ่อย
The RFID glossary is a comprehensive reference of technical terms, acronyms, and concepts used in Radio-Frequency Identification technology. It is designed for engineers, system integrators, and project managers who work with RFID and need clear definitions of terms like EPC, backscatter, anti-collision, and ISO 18000.
Yes. RFIDFYI provides glossary definitions in 15 languages including English, Korean, Japanese, Chinese, Spanish, Portuguese, Hindi, Arabic, French, Russian, German, Turkish, Vietnamese, Indonesian, and Thai.